Abstract -This paper demonstrates InGaAs vertical nanowire (VNW) MOSFETs fabricated via an improved top-down approach, the performance of which is comparable to that of the best bottom-up devices in terms of the balance between transport and electrostatics. These devices, when contrasted with an earlier generation fabricated by a similar technology, have enabled the first experimental study of source/drain asymmetry in InGaAs VNW MOSFETs. The transconductance differs significantly when swapping source and drain due to inherently different top and bottom contact electrical resistance. This also results in distinct asymmetry in the saturation behavior of the output characteristics. On the other hand, diameter nonuniformity along the nanowire (NW) length is responsible for asymmetry in the subthreshold characteristics. A uniform NW cross section, enabled by our improved InGaAs dry etch technology in the present devices, eliminates the asymmetry of the electrostatics, which was observed in our previous work.
I. INTRODUCTION

I
nGaAs is considered a promising material candidate for CMOS technologies beyond the 10-nm node [1] , [2] . These deeply scaled technologies will require not only new channel materials but also a highly 3-D transistor structure. A nanowire (NW) channel with a wrap-around gate is regarded as the ultimate CMOS device architecture [3] . Recent circuitlevel modeling has shown that vertical NW (VNW) MOSFETs offer better performance, occupy smaller area, and consume less power than conventional horizontal NW MOSFETs [4] . This advantage is attributed to the relaxed gate length, spacer thickness and contact length scaling that the vertical geometry affords as opposed to the very tight contacted-gate pitch constraints of horizontal devices. Combining a high-mobility channel material such as InGaAs with a VNW transistor geometry is particularly interesting as the relaxed gate length scaling that it enables can alleviate direct source-to-drain tunneling prominent in InGaAs MOSFETs in these ultrascaled dimensions [5] . In addition, the VNW geometry opens the door for heterojunction engineering in the transport direction, which can potentially reduce the gate-induced drain leakage [6] .
InGaAs VNW MOSFETs have been demonstrated by bottom-up [7] and top-down approaches [8] , [9] . Recently, remarkable improvement in device performance has been achieved using a bottom-up technique [10] . In this paper, we present transistors fabricated by an improved top-down approach, the results obtained for which match the recent results. This has been obtained through a fabrication process that features an enhanced InGaAs dry etch technology with superior profile control [9] , a scaled gate oxide, and an improved oxide/semiconductor interface.
Our latest VNW transistor technology reported here, when compared with an earlier transistor generation [8] , has allowed us to study the impact of asymmetry of VNW InGaAs MOSFETs, an issue of great importance to circuit designers. This is a topic that has been investigated theoretically [11] but has not been studied experimentally in the InGaAs system. This represents an important gap because VNW transistors are intrinsically asymmetric to source-drain (S/D) swapping, in contrast with intrinsically symmetric horizontal devices.
We find that asymmetry in transistor electrical characteristics arises from the difference between the top and bottom contacts as well as the shape of the sidewall profile. The difference in contact resistance impacts the ON-current characteristics. A nonuniform NW diameter affects the saturated subthreshold characteristics, in particular drain-induced barrier loweirng (DIBL). This is in agreement with theoretical studies [11] . Compared to our previous work [8] , our latest etching technology delivers highly vertical sidewalls along the entire active region which largely eliminates the asymmetry in electrostatics. Fig. 1 shows the schematic cross section of our latest generation of VNW MOSFETs. The starting heterostructure, consists of an 80-nm undoped In 0.53 Ga 0.47 As channel sandwiched between two n + contact regions. The major difference between the heterostructure used in this paper and that of our previous work [8] is the design of the contact region, now featuring a highly doped composite gap that consists of (from top) 7-nm In 0.53 Ga 0.47 As/ 2-nm InAs/ 6-nm In 0.7 Ga 0.3 As on top of 55-nm In 0.53 Ga 0.47 As (all layers are n + -doped with Si). This is in contrast with 70-nm n + In 0.53 Ga 0.47 As used in [8] .
II. EXPERIMENT
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. The new design was intended to reduce the contact resistance as InGaAs is reported to form better ohmic contacts when the InAs composition is high [12] . Device fabrication follows our previous work [8] but it incorporates a number of innovations. NW etching is realized through an improved InGaAs dry-etch technology [9] that yields nearly vertical and smooth sidewalls and a very uniform NW diameter (Fig. 2, left) . This was obtained by increasing the substrate temperature during etch and optimizing the etching conditions (gas flow ratio, etc.,) In addition, our latest process features a scaled gate oxide consisting of 3 nm of Al 2 O 3 [∼1.5-nm equivalent oxide thickness (EOT)] and greater attention to atomic layer deposition conditioning to improve the quality of the oxide semiconductor interface. Ten cycles of digital etch [13] were employed to trim the NW diameter (D) and improve the quality of the semiconductor/oxide interface [9] . The final device features a single NW with a channel length (L ch ) of 80 nm (the intrinsic InGaAs layer thickness) and diameter D = 40 nm.
III. RESULTS AND DISCUSSION
The output, subthreshold, and transconductance characteristics (measured with bottom electrode as the source) of an exemplary device are shown in Figs. 3 and 4 in black. The linear (V ds = 0.05 V) and saturated (V ds = 0.5 V) subthreshold swings (S linear and S sat ) are 98 and 114 mV/decade, respectively, while DIBL is 177 mV/V. A peak transconductance (g m,pk ) of 620 μS/μm is achieved with an ON resistance of 895 ·μm (both normalized to the NW diameter). The drain current fluctuations in Figs. 3 and 4 are attributed to discrete charge trapping events via the very few oxide and interface defects [14] in single NW devices due to their extremely small channel area. Fig. 5 benchmarks the transport and electrostatics in recently published InGaAs VNW MOSFETs by plotting g m,pk versus minimum S sat , both at V ds = 0.5 V. This graph highlights the tradeoff that often exists between transport and electrostatics. The results presented in this paper (orange star) demonstrate a significant improvement in the electrostatics of top-down fabricated devices when compared to our previous results (green triangles) [8] . This is mainly due to the scaled gate oxide and the improved oxide/semiconductor interface. Our newest results match the best results recently obtained following a bottom-up fabrication approach [10] .
Our fabrication process yields many working devices with relatively well behaved electrical characteristics. This has allowed us to carry out a study of device asymmetry and its impact on electrical figures of merits (FOM). We have performed device electrical measurements by swapping source and drain. The characterization procedure is benign and the device characteristics remain stable after repeated measurements.
A typical example of the impact of S/D swap is shown in Figs. 3 and 4 , where measurements with bottom electrode as the source (BES, black) and top electrode as the source (TES, red) are plotted. We see that the subthreshold behavior barely changes while the ON current at V ds = 0.5 V is greatly affected. The asymmetry in the ON regime can be quantified by the change in peak transconductance which is 620 μS/μm for BES versus 200 μS/μm for TES (inset of Fig. 3 ).
This strong asymmetry in ON characteristics can be attributed to the significant difference in series resistance at the bottom and at the top of the NW. In our NW devices, the contact to the top electrode only covers the pillar tip, a very small area. The contact to the bottom electrode, on the other hand, takes place on the bottom conductive plane and has a much larger contact area. As a result, the top contact presents much more resistance than the bottom contact. In consequence, the TES configuration offers a small drain resistance R d and a large source resistance R s , while BES gives a small R s and large R d . It is well established that R s has a much larger effect on extrinsic g m than R d [15] , and this results in significantly higher g m for BES with respect to TES.
In fact, the top contact is a major roadblock to VNW MOSFETs due to the small area available. Even with a doping level as high as 3×10 19 cm −3 , the depletion width underneath the Mo contact in InGaAs approaches 5 nm. The implication is that NWs with sub-10 nm diameter could be fully depleted under the contacts. To alleviate this problem, process and device engineering efforts at the top semiconductor/metal contact are required, using methods such as a longer contact length, wider NW diameter at the top or Schottky barrier height engineering. In the future scaled technologies with a tight pitch, the bottom contact may also add significant series resistance due to the constraint on the via size and the lateral access resistance [4] . Addressing this will require novel process and device design. Fig. 4 compares the output characteristics of the device in Fig. 3 in both configurations. As expected, R ON is roughly Fig. 6 . g m,pk and R ON asymmetry for devices from our previous work [8] and this paper.
the same in both configurations (895/897 ·μm for BES/TES). However, in addition to the difference in maximum current already discussed, TES enables better saturation than BES. This is a consequence of the smaller R d under TES.
In an FET, the intrinsic drain-to-gate voltage V dg,i establishes the saturation of the device output characteristics. For example, in a classic long channel MOSFET, drain current saturation happens around V dg,i = −V t . In the presence of series drain and source resistance, V dg,i differs from the extrinsic drain-to-gate voltage V dg and is given by
This means that, to the first order, the drain resistance contributes to the reduction of V dg,i but the source resistance does not. In consequence, high R d hampers device saturation while high R s does not. In our devices in the TES configuration, R s R d while in the BES configuration, R d R s . As a result, the TES configuration exhibits better current saturation than the BES configuration. Fig. 6 compares the behavior of ON regime FOM, transconductance and R on , in the BES and TES configurations for the present run and the devices in [8] . As is reasonable to expect, there is no asymmetry in R on . We can see, however, that there is strong asymmetry in g m,pk in this paper. Also, g m,pk here is comparable to our previous result [8] in the BES configuration, despite a scaled EOT (1.5 versus 2.2 nm). This is mainly due to the increased resistance of the top contact in the present devices. The cause of this is hypothesized to be a lower doping of the n + contact layers caused by reduced cracking of the Si 2 H 6 precursor at the reduced epitaxial growth temperature of 450°C. The increased top contact resistance Fig. 7 . Asymmetry of the subthreshold characteristics for devices from our previous work [8] and this paper. also contributes to the greater g m asymmetry observed in this paper and the sharp increase in R on .
In addition to asymmetry in the ON regime, there is also asymmetry in the subthreshold characteristics to consider. This was very prominent in our previous devices [8] but has been eliminated in the present ones. This is shown in Fig. 7 . This graph plots key FOM values pertaining to subthreshold characteristics for devices from our previous work [8] and our current work. For DIBL and S sat , our previous devices displayed significant asymmetry. As discussed theoretically in [11] , DIBL and S sat are primarily determined by the NW diameter at the source which is about 15 nm wider in the BES configuration with respect to the TES configuration in the devices in [8] . In the present paper, our improved dry etch technique leads to a much more uniform NW cross section (Fig. 2) . This results in the suppression of DIBL and S sat asymmetry. Also, consistent with simulations in [11] , S linear does not reveal significant asymmetry in either chip.
IV. CONCLUSION
We have demonstrated top-down InGaAs VNW MOSFETs with comparable performance to the best bottom-up devices in terms of the balance between electrostatics and transport. In addition, S/D asymmetry inherent to VNW MOSFETs has been experimentally studied for the first time. Improved NW sidewall profile enabled by our optimized dry etch technology suppresses the asymmetry in electrostatics. We show that asymmetry in g m and output characteristics arise from the inherent asymmetry in the top and bottom contacts.
